Jump to content

Cyrix 6x86

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Conversion script (talk | contribs) at 15:51, 25 February 2002 (Automated conversion). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

A sixth-generation, 64-bit 80x86-compatible microprocessor designed by Cyrix and manufactured by IBM. The 6x86 combines aspects of both RISC and CISC. It has a superscalar, superpipelined core, and performs register renaming, speculative execution, out-of-order completion, and data dependency removal. It has a 16-kilobyte primary cache and is socket-compatible with the Intel Pentium P54C. It has four performance levels: PR 120+, PR 150+, PR 166+ and PR 200+.

The architecture of the 6x86 is more advanced than that of the Intel Pentium, incorporating some of the features of the Intel Pentium Pro. At a given clock rate it executes most code more quickly than a Pentium would. However, its FPU is considerably less efficient than Intel's.

This article (or an earlier version of it) contains material from FOLDOC, used with permission.

Retrieved from "https://en.wikipedia.org/w/index.php?title=Cyrix_6x86&oldid=576624"