UALink
 | An editor has performed a search and found that sufficient sources exist to establish the subject's notability. (May 2025) |
Ultra Accelerator Link (UALink) is an open specification for a die-to-die interconnect and serial bus between AI accelerators. It is co-developed by Alibaba, AMD, Apple, Astera Labs,[1] AWS, Cisco, Google, Hewlett Packard Enterprise, Intel, Meta, Microsoft and Synopsys.[2]
UALink officially incorporated as an organization in 2024, and its first specification will provide interconnectivity specifically for a scale-up network. The initial 1.0 version 200Gbps UALink specification enables the connection of up to 1K accelerators within an AI pod, and is based on the IEEE P802.3dj PHY Layer. The specification was due to be available to Contributor Members in 2024, and will be released to the public during the first quarter of 2025.[3]
It will utilize Infinity Fabric as the primary shared memory protocol. For scale out will utilize Ultra Ethernet network.
References
[edit]- ^ Astera Labs webpage
- ^ "UALink Members UCIe". ualinkconsortium.org. Retrieved 2024-11-01.
- ^ "ABOUT UALINK". UALink Consortium. Retrieved 2025-01-20.